

IN THE CLAIMS

Please cancel claim 1 without prejudice and amend claim 9 such that the status of the claims is as follows:

1. (Canceled)

2. (Previously presented) The method as defined in claim 6 wherein the thickness of the backside p^+ emitter layer is approximately between 0.2 and 1 μm .

3. (Previously presented) The method as defined in claim 6 wherein the implanting dose of the backside p^+ emitter layer is approximately between 1×10^{11} and $1 \times 10^{17} \text{ cm}^{-2}$.

4. (Previously presented) The method as defined in claim 6 wherein the thickness of the n-type residual diffused-layer is approximately between 5 and 50 μm .

5. (Previously presented) The method as defined in claim 6 wherein the doping concentration of the n-type residual diffused-layer is in a range of approximately $1 \times 10^{14} \sim 1 \times 10^{17} \text{ cm}^{-3}$ at the junction interface of the n-type residual diffused-layer and the backside p^+ emitter layer.

6. (Previously presented) A method for fabricating IGBT, MCT or GTO, wherein the fabrication is in the following sequence:

PROCEDURE I: from a uniformly-doped monocrystalline n^- starting wafer fabricating a nonuniformly doped n-type substrate which contains an n^- layer on the frontside of the wafer and a diffused n^+ layer on the backside, wherein the diffused n^+ layer is formed in the first step of this procedure;

PROCEDURE II: fabricating the frontside structure of either an IGBT, MCT, or GTO on the frontside of the substrate whereon the n^- layer is exposed;

PROCEDURE III: thinning the wafer from the backside of the substrate, whereon the diffused n^+ layer is exposed, by grinding and polishing, until an n-type residual diffused-layer is reserved;

PROCEDURE IV: forming a backside p^+ emitter layer by ion implanting into the backside surface of the wafer whereon the residual diffused-layer is exposed thus producing a p-n junction near the backside surface of the wafer which is composed of the p^+ emitter layer and the n-type residual diffused layer;

PROCEDURE V: depositing metals on the backside surface of the wafer whereon the backside p^+ emitter layer is exposed, followed by sintering/alloying; and after the substrate is thinned, i.e. after finishing PROCEDURE III or since PROCEDURE IV, only low-temperature processes occur at less than 600°C .

7. (Canceled)

8. (Previously presented) A low-power-loss power semiconductor switching device formed by the method of claim 6.

9. (Currently amended) A method for fabricating a low power loss semiconductor switching device having a voltage rating of less than 2 KV, the method comprising:

fabricating, from a uniformly-doped monocrystalline n^- starting wafer, a nonuniformly doped n-type substrate which contains an n^- layer on a frontside of the wafer and a diffused n^+ layer on a backside of the wafer, wherein the diffused n^+ layer is formed in the first step;

~~diffusing an n^+ layer on a back side of a uniformly doped monocrystalline n^- wafer to form a nonuniformly doped n^- type substrate;~~

fabricating a frontside structure on a front side of the substrate where an n^- layer is exposed;

thinning the substrate from the back side to expose an n-type residual diffused layer;

forming an p^+ emitter layer by ion implantation on the back side of the substrate on the exposed residual diffused layer;
depositing metals on the back side of the substrate on the p^+ emitter layer; and
sintering and alloying the deposited metals;
wherein the steps of forming, depositing and sintering and alloying occur at low temperatures.

10. (Previously presented) The method of claim 9 wherein the low temperatures are temperatures less than 600 °C.

11. (Previously presented) The method of claim 9 wherein the step of thinning comprises:
grinding and polishing the n^+ layer of the back side of the wafer to a position determined according to a required voltage rating.

12. (Previously presented) The method of claim 9 wherein the low power semiconductor switching device is selected from a group consisting of IGBT, MCT and GTO devices.

13. (Previously presented) The method of claim 9 wherein the step of fabricating comprises:
producing the frontside structure using a process selected from a group consisting of ion implantation, high-temperature diffusion, CVD, and evaporation/sputtering.

14. (Previously presented) The method of claim 9 wherein the p^+ emitter layer has a thickness between 0.1 and 1 μm .